Package on Package (PoP) stacking has become an attractive method for 3D integration to meet the demands of higher functionality in ever smaller packages, especially when coupled with the use of stacked die. To accomplish this, new packaging designs need to be able to integrate more dies with greater function, higher I/O counts, smaller pitches, and greater heat densities, while being pushed into smaller and smaller footprints. A new 3D "Package Interposer Package" (PIP) solution is suitable for combining multiple memory, ASICs, stacked die, stacked packaged die, etc., into a single package. This approach also favors system integration with high density power delivery by appropriate interposer design and thermal management. Traditional Package on Package (PoP) approaches use direct solder connections between the substrates and are limited to use of single (or minimum) die on the bottom substrate, to reduce warpage and improve stability. For PIP, the stability imparted by the interposer reduces warpage, allowing assemblers of the PIP to select the top and bottom components (substrates, die, stacked die, modules) from various suppliers. This mitigates the problem of variation in warpage trends from room temperature to reflow temperature for different substrates/modules when combined with other packages. PIP facilitates more spaceefficient designs, and can accommodate any stacked die height without compromising warpage and stability. PIP can accommodate modules with stacked die on organic, ceramic, or silicon board substrates, where each can be detached and replaced without affecting the rest of the package. Thus, PIP will be economical for high-end electronics, since a damaged, non-factional part of the package can be selectively removed and replaced. A variety of interposer structures were used to fabricate Package Interposer Package (PIP) modules. Electrical connections were formed during reflow using a tinlead eutectic solder paste. Interconnection among substrates (packages) in the stack was achieved using interposers. Plated through holes in the interposers, formed by laser or mechanical drilling and having diameters ranging from 50 µm to 250 µm, were filled with an electrically conductive adhesive and cured. The adhesive-filled and cured interposers were reflowed with circuitized substrates to produce a PIP structure. In summary, the present work describes an integrated approach to develop 3D PIP constructions on various stacked die or stacked packaged die configurations.
Introduction
The demand for high-performance, lightweight, portable computing power is driving the industry toward miniaturization at a rate not seen before [1] . Electronic packaging is evolving to meet the demands of higher functionality in ever smaller packages. To accomplish this, new packaging needs to be able to integrate more dies with greater function, higher I/O counts, smaller pitches, and greater heat densities, while being pushed into smaller and smaller footprints. Traditionally, greater wiring densities are achieved by reducing the dimensions of vias, lines, and spaces, increasing the number of wiring layers, and utilizing blind and buried vias. However, each of these approaches possesses inherent limitations, for example those related to drilling and plating of high aspect ratio vias, reduced conductance of narrow circuit lines, and increased cost of fabrication related to additional wiring layers. As a result, the microelectronics industry is moving toward alternative, innovative approaches as solutions for squeezing more function into smaller packages [2, 3] .
Assembly and packaging are bridging the gap by enabling economic use of the third dimension (3D packaging). System level integration is emerging. These approaches include System-in-Package (SiP), stacked die, or package stacking solutions. In addition to the trend toward miniaturization, new materials and structures are required to keep pace with more demanding packaging performance requirements.
Package-on-Package (PoP) stacking has become the preferred method for 3D integration to meet the demands of higher functionality in ever smaller packages, especially when coupled with the use of stacked die [4-6]. But PoP has some major limitations. The bottom package of PoP typically uses wire bond die which adds extra thickness and results in the need for a larger ball pitch package. Meanwhile, the need for stacked to achieve higher speed and higher functionality, is driving the need for larger ball count with finer ball pitch. In addition to the trend toward miniaturization, improved warpage control, various interconnect configurations including flip chip, stacked die, and passive component integration are required to keep pace with more demanding packaging performance requirements. This paper discusses a novel "Package-Interposer-Package (PIP)" method for extending packaging performance beyond the limits imposed by traditional PoP approaches. In the PIP structure, multiple packages will be attached with an interposer instead of direct soldering between packages, and maintain finer ball pitch for thicker stacked or wire bond die component assemblies. The interposer will not only reduce the package to package ball pitch but also improves package stability and reliability. Figure 1 shows PoP structures for connecting two packages. In general, the bottom package contains a single die to reduce 45th International Symposium on Microelectronics | September 9-13, 2012 | San Diego, California USA the package to package gap. As the die thickness increases, in the bottom package, the pad pitch must increase to accommodate the larger solder volume required to fill the wider gap between packages. Figure 2 shows a variety of PIP constructions. For PIP, use of an interposer between the two packages provides for the use of low volume interconnect metallurgy between the interposer and the packages, enabling finer pitch connections from package to package. This is especially true for laminate chip carriers. But it is also possible to extend this PIP approach to printed wiring board (PWB) level packaging.. In addition to offering the benefits of POP, PIP can produce a variety of new structures which are not possible using a traditional PoP approach. For example, PIP can accommodate stacked die using a through silicon via (TSV) process, or can accommodate multiple processed stacked die ( TSV, wire bonded) in the same package. Both top and bottom packages can incorporate stacked die or stacked packages. The stacked packages shown in the Figure 2D contains flip chip solder connections to either an organic substrate, a ceramic substrate, or a silicon board. The entire package has BGA connections to the PWB. The entire 3-D Package is reworkable and the PIP module can be detached from the PWB at any time. 
Results & Discussions
This paper addresses the utilization of a rigid interposer as it relates to both enabling higher density packaging, and stiffness of an electronic package. Figure 3A shows a variety of different size package with stiffeners. The total thickness of the stiffeners shown in Figure 3B is always greater than the thickest components on the surface of the package. In a similar fashion, the thickness of the PIP interposer(s) would be thicker than the thickest component on the packages which the interposer(s) is connecting. The interposer can have the same opening size as the stiffener to accommodate the area footprint of the component. The same is true for every level of substrate/interposer. If the interposer(s) has adequate stiffness, the external stiffener may not be required. In addition, flexible interposers for variety of applications are being developed. Several classes of flexible materials, including polyimide, PTFE, and liquid crystal polymer (LCP), can be used to form high-performance flexible interposers. Interposers with embedded actives and passives are also being investigated, enabling incorporation of integrated decoupling capacitance/resistance layers. Performance characteristics, including both electrical and mechanical behavior of circuits with various levels of complexity is under investigation. As part of an on-going effort to develop new electrical interconnection between the interposer and the package on either side of the interposer, connections can be made by a number of means. Figure 4 shows an interconnection made using an electrically conductive adhesive (ECA), as is used for joining cores in z-interconnect technology [2] .
Connection between interposer and package made using solder between a pad on the interposer and a pad on the package is reworkable, i.e., if initial electrical testing of the assembled structure, Figure 1 , indicates that either package and/or interposer are defective, the packages/interposer can be removed without damage to the assembly. This is accomplished by heating the solder to a temperature greater than its melting point (MP). Connections with an ECA can be reworkable, or not reworkable.
Reworkable ECA connections can be achieved if the ECA consists of conducting metal particles and a low MP thermoplastic polymer. It is possible to remove the package(s) by softening the ECA at or above the MP of the thermoplastic polymer. Thermoset-thermoplastic blends can also be used for these applications. 
to reflow, the solder paste electrically connects copper pads on the chip carriers that reside on either side of the interposer. It can be a single step or multiple step process. Figure 6 shows the processing sequence for this PIP. The top side of the bottom package is connected with the bottom side of the interposer in such a way that the die on the bottom package resides within the opening of the interposer. The bottom side of the top package is then connected with the top side of the interposer to complete the PIP structure. Additional chip carriers can be added to the structure by adding an additional chip carrier and an additional interposer. An optical photo of a cross section of the PIP structure built with two chip carriers is shown in Figure 7 . Although this particular construction comprises alternating chip carrier and interposer, it is possible to place multiple interposers adjacent to each other in the stack. . Process flow for a PIP construction. The interposer has an opening. The top side of the bottom package is connected with the bottom side of the interposer in such a way that die on the bottom package resides within the opening of the interposer. The bottom side of the top package is connected with the top side of the interposer in a subsequent step to complete the PIP structure.
As stated above, ECA-filled interposers can also used to produce a PIP structure. High temperature/pressure lamination is used to cure the adhesive in the PIP and provide electrical interconnection among the packages. A variety of interposer structures such as 0S/1P, 0S/2P, 2S/1P, 2S/2P can be used. Figure 8 shows optical photographs and SEM micrographs of a joining core having ECA-filled holes with diameters ranging from 55 m to 65 m, as a typical representative example of an interposer that can be used for PIP. The ECA protrudes above the surface of the dielectric by about 5-10 m, ( Figure 8B ). Hole pitch is on the order of 180 m.. Similarly, 150-300 m hole diameter and 500-1000 m pitch is used for boards. Chip to chip connections require interconnects with diameters ranging from 5 m to 65 m, depending on the application. This ECA-filled interposer methodology to fabricate a PIP construction is shown schematically in Figure 9 . The interposer in this case contains embedded actives. As a case study, an example of extreme 3D interconnect technology using a Package-Interposer-Package (PIP) concept was constructed using three interposers and four assembled packages consisting of multiple metal inner planes. By alternating packages and interposer in the lay-up prior to reflow, the solder paste electrically connects copper pads on the package that reside on either side of the interposer. Figure 10 shows PIP structures for connecting 4 packages with three interposers. An optical photo of a cross section of the PIP structure built with 4 packages with three interposers is shown in Figure 11 . This is an extreme example where one can start with a simple structure and convert it into a complex package/system. For example, if each package and interposer consists of 15-layers in a simple low end assembled substrate, the final PIP construction will be a 105-layer assembled complex package, where part of the package, if necessary, can be removed, repaired or upgraded. It also possible to use high density double side assembled package for package interposer package constructions. Each package can have stacked packaged die (memory with processor) assembled to the substrate. Packaged die stacking reduces package footprint as well as requires less space on the substrate than individual memory and processor placed side by side. In addition packaged die stack provides better electrical performance by reducing the interconnect length between the parts. Figure 12 shows highly populated double side assembled substrate having stacked packaged die attached to the substrate. The stack has a memory to processor BGA interconnect pitch of 0.5mm and a BGA pitch of 0.40mm from the bottom processor to the substrate. 
Benefits:
The PIP solution is suitable for combining multiple memory, ASICs, stacked die, stacked packaged die, etc., into a single package. This approach also favors system integration with high density power delivery by appropriate interposer design and thermal management. Traditional PoP approaches use direct solder connections between the substrates and are limited to use of single (or minimum) die on the bottom substrate, in order to reduce warpage and improve stability. For PIP, the stability imparted by the interposer reduces warpage, allowing assemblers of the PIP to select the top and bottom components (substrates, die, stacked die, modules) from various suppliers. This mitigates the problem of variation in warpage trends from room temperature to reflow temperature for different substrates/modules when combined with other packages. PIP is a better design/approach, and can accommodate any stacked die height without compromising warpage and stability. PIP can accommodate modules with stacked die on organic, ceramic, or silicon board substrates, where in some cases defective substrates can be detached and replaced without affecting the rest of the package. Thus, PIP will be economical for high-end electronics, since a damaged, non-factional part of the package can be selectively removed and replaced.
The PIP structure maintains the advantages of PoP, including:
• There is potential for testing of each package before and after final assembly. There is potential for rework. Only "known good packages" are used in the final assembly. It's possible to replace components, dies and even one of the packages. The technique is particularly well suited to high-end products where components, dies, and packaging are expensive and repair or rework is economically viable. • Part of the package, if necessary, can be replaced or repaired, or even upgraded without compromising overall electrical performance.
The PIP structure offers a number of additional advantages over conventional PoP approaches:
• Smaller pitch is attainable owing to the need for smaller solder volumes (most of the space between packages is occupied by the interposer), or a landless joining core technology, where the pitch is limited solely by the size of the via one can fill with ECA.
• Space savings.
• There is potential for greater reliability and less stress than experienced with PoP, since the polymer or ceramic interposer provides additional support for improving stability and reliability. This may eliminate the need for a separate stiffener. PIP will experience less warpage and thermally induced stress.
• The interposer can contain embedded resistors and capacitors to reduce or eliminate the need for surface mounted capacitors and resistors, enabling further miniaturization of the total package.
• PIP can accommodate a larger range in attached component thickness because of the flexibility in selection of interposer thickness. 
Conclusions
An integrated approach to develop 3D PIP constructions on various stacked die or stacked packaged die configurations is proposed. This approach is suitable for high-end, expensive electronics where part of the package, if necessary, can be replaced or repaired, or even upgraded without compromising overall electrical performance. The interposer can have embedded capacitors and resistors to reduce surface mount capacitors and resistors, further miniaturizing the total package. Collectively, the results suggest that PIP may be attractive for a range of applications, not only where miniaturization is required, such as consumer products, but also in high performance large-area microelectronics such as supercomputers, radiofrequency structures, medical devices, etc.
